Intermediate Municipal Engineer managing civil engineering projects at GEMTEC. Collaborating with teams and ensuring project delivery within budget and scope.
About the role
- Senior Verification Engineer in ASIC design verification at Intel Corporation. Leading verification efforts and collaborating across teams to ensure quality in semiconductor product development.
Responsibilities
- Define Project Specific Verification Strategy: Defines and implement scalable and reusable verification plans, test benches, and the verification environments for blocks, subsystems, and SoCs.
- Ensure meeting the required coverage levels and conform to microarchitecture specifications.
- Lead Verification Execution: Create detailed test plans and drives technical reviews with design and architecture teams to validate these plans and proofs.
- Executes verification plan: Implement and run block/subsystem/cluster/soc simulation models to verify the design, analyze power and performance, and identify bugs.
- Investigate and Resolve Bugs: Replicates, root causes, and debugs issues in the pre-silicon environment. Finds and implements corrective measures to resolve failing tests.
- Collaborate Across Teams: Work closely with SoC architects, micro architects, full chip architects, RTL developers, post-silicon, and physical design teams to improve verification of complex architectural and microarchitectural features.
- Enhance Future Verification Methodologies: Continuously improves existing functional verification infrastructure and methodologies. Absorbs learnings: From post-silicon on the quality of validation done during pre-silicon development, updates test plan for missing coverages and proliferates to future products.
- Lead and mentor others: inspire and guide junior engineers, fostering their growth and development. Your expertise will be instrumental in cultivating a collaborative and innovative environment where every team member thrives.
Requirements
- Bachelor's degree in electrical engineering, computer engineering, computer science, or in other relevant STEM related degree.
- 5+ years of experience in ASIC/FPGA design verification
- Experience in developing UVM and/or Formal based verification architectures and methodologies.
- Experience with industry standard protocols such as AMBA AXI/AXI-S/CHI/APB and Low-speed communication protocols such as UART, SPI or I2C/I3C
- Hands-on experience with simulators (Synopsys VCS, Cadence Xcelium, or equivalent).
- Experience with coverage-driven verification, constrained-random testing and strong debugging skills.
- Experience with scripting languages such as Python, TCL, and Shell scripting.
- Graduate/post-graduate degree in electrical engineering, computer engineering, computer science, or any STEM related degree with overall 8+ yrs. of experience.
- Skilled in various validation concepts and debug techniques relevant to ASIC/FPGA domain.
- Collaborative, able to communicate well with counterparts and stakeholders.
- Strong written and verbal communication skills.
- Strong analytical ability and problem-solving skills.
- Experience in defining testbench architecture, constrained random verification methodologies.
- Experience in processor-based verification using C/C++ with UVM-based verification environments.
- Define and execute validation of IPs and/or SOC from spec to tape-in including setting verification strategy, creating test bench and components, defining test plan, writing tests, debugging, coverage and analysis.
- Low power experience (e.g., UPF).
- Experience in CXS stream, DDR, PCIe and/or Ethernet, UCIe protocols.
- Experience in EDA tools and reusable testbench for subsystem and SoC that deploys 3rd party VIPs.
- Experience with formal verification techniques and tools is an asset.
Benefits
- Intel is committed to a culture of accessibility. Intel provides accommodations to applicants and employees with disabilities.
Job title
Job type
Experience level
Salary
Degree requirement
Tech skills
Location requirements
Report this job
Found something wrong with the page? Please let us know by submitting a report below.
Control Plane Engineer at Supabase designing and maintaining APIs for backend solutions. Collaborating with teams for smooth integration and enhancing public API experience.
Transportation Engineer at Arcadis supporting planning, design, and delivery of highway and utility infrastructure projects. Collaborating with a multidisciplinary team for impactful project outcomes.
LP
Senior Java Engineer / Technical Lead
LinkedIn Recruiter Post
Senior Java Engineer / Technical Lead needed for hybrid role in Toronto. Build high - performance distributed systems with Java 17+, Spring Boot, and cloud technologies.
LP
Java Engineer
LinkedIn Recruiter Post
Citi Bank seeks a Java Engineer in Mississauga, ON. Requires 7+ years experience in Java, API, Cloud Engineering, and React.
LP
SRE Engineer
LinkedIn Recruiter Post
Hiring SRE Engineer in Canada. Full - time salary CAD $110,000/year or contract $55 - 65/hour C2C. Requires 10+ years experience.
LP
Senior Quality Assurance Engineer (SFMC & Azure Data Platforms)
LinkedIn Recruiter Post
Senior QA Engineer needed for enterprise platform with Salesforce Marketing Cloud and Azure Data Services. Hybrid in Markham (Toronto).
Business Value Engineer quantifying CoLab's value and converting customer insights into business cases. Working closely with account teams to present financial arguments and drive enterprise decisions.
Intermediate Engineer in building electricity within Energy sector at EXP. Collaborate on multidisciplinary projects in energy production and distribution.
Ingénieur(e) en géotechnique pour soutenir les équipes de Montréal et de Laval. Planifie, supervise et rapporte sur des projets géotechniques variés.