Senior Digital Verification Engineer implementing verification strategies for Wavelogic products. Collaborating with engineers to simulate and validate functional blocks in telecommunications.
Responsibilities
Read and understand the architecture and functional requirements specification document(s) and communicate and collaborate with systems engineers and architects.
Thoroughly validate one or more architectural functional blocks using a combination of simulation, formal, and coverage methods.
Develop verification, functional coverage and formal verification test plans.
Create testbench environments and components, agents, scoreboard, and test scenarios using System Verilog UVM and/or C.
Perform coverage-driven verification, monitor regressions, and debug failures with the support of the function's designer.
Provide regular status updates on verification progress on a regular basis.
Requirements
5+ years of relevant industry experience required
Minimum Bachelor's degree in Electrical or Computer Engineering.
Significant experience in using System Verilog, UVM, SVA, and simulators from major vendors.
Proven ability to determine comprehensive digital verification and coverage strategies.
Experience with formal verification methods
Familiarity with programming languages such as: Python, Make, bash, object-oriented programming, C, C++.
Proficiency in bug tracking using Jira and source code management and revision tracking using GIT.
Knowledge of digital analog converters and PLLs
Benefits
medical, dental, and vision plans
participation in 401(K) (USA) & DCPP (Canada) with company matching
Environmental Engineer/Geoscientist at a forensic engineering firm in Halifax. Responsible for overseeing environmental investigations and liaising with clients.
Senior Project Engineer overseeing capital project execution for Agropur in Bedford, Nova Scotia. Leading multidisciplinary teams and ensuring alignment with business objectives in a fast - paced environment.
Lead Verification Engineer developing high - performance physical IP at Cadence. Responsible for digital RTL verification and developing re - usable verification components and environments.
Senior Digital Verification Engineer at Ciena focusing on implementing innovative strategies for validating Forward Error Correction IP subsystems. Collaborating with design engineers to ensure functional integrity.
Ingénieur(e) en mécanique du bâtiment concevant des systèmes (plomberie, chauffage, ventilation). Coordination des projets dans le cadre du développement des trains à grande vitesse au Canada.
Lead Release Train Engineer managing Agile delivery systems for financial services. Fostering collaboration, continuous improvement, and alignment between strategy and execution.
Data Engineer managing data ingestion, modeling, and reporting using Microsoft Fabric at BDO. Collaborating with stakeholders and maintaining pipelines, reports, and documentation.
Project Engineer coordinating project activities and engineering deliverables for mining projects at Sedgman, based in Vancouver. Involves diverse projects from feasibility studies to construction.
Engineer architecting and building AI - powered products at an AI - first company. Join a dynamic startup with a mission to empower everyone in drafting legal documents using AI.