EX
CPI position in building electrical engineering at EXP. Involvement in electrical design projects for various sectors with collaborative and innovative work environment.
About the role
- STA Engineer at eInfochips performing timing validation and quality checks on incoming IPs with Siemens tools for robust semiconductor design.
Responsibilities
- Timing expert preferably w/ Siemens Fractal/Crosscheck tool experience for quality checks of incoming IPs
- Familiarity with various .lib views and preferably Siemens Fractal/Crosscheck tool configuration experience
- Incoming IP view comparisons with previously released views using internal flow and configuring the crosscheck tool to filter out real violations and flag QA issues.
- CrossFire (Now Solido CrossCheck): A tool used for rigorous validation of Liberty files (.lib), Verilog, GDSII, and SPICE models.
- IPdelta: A tool designed to characterize and compare differences between versions of IP, helping to identify changes in timing or power characteristics between two revisions.
- Library Validation: Ensures that the timing, power, and noise characteristics (Liberty format) are accurate, consistent, and logical.
- Process Design Kit (PDK) & IP Check: Validates third-party or internal IP, including standard cell libraries and I/O.
- Format Consistency: Ensures compatibility and correctness across different EDA tool formats.
Requirements
- Experience: 5+ Years
- Timing expert preferably w/ Siemens Fractal/Crosscheck tool experience for quality checks of incoming IPs
- Familiarity with various .lib views and preferably Siemens Fractal/Crosscheck tool configuration experience
- Incoming IP view comparisons with previously released views using internal flow and configuring the crosscheck tool to filter out real violations and flag QA issues.
- CrossFire (Now Solido CrossCheck): A tool used for rigorous validation of Liberty files (.lib), Verilog, GDSII, and SPICE models.
- IPdelta: A tool designed to characterize and compare differences between versions of IP, helping to identify changes in timing or power characteristics between two revisions.
- Library Validation: Ensures that the timing, power, and noise characteristics (Liberty format) are accurate, consistent, and logical.
- Process Design Kit (PDK) & IP Check: Validates third-party or internal IP, including standard cell libraries and I/O.
- Format Consistency: Ensures compatibility and correctness across different EDA tool formats.
Benefits
- Medical, Dental, Vision Insurance
- 401k, With Matching Contributions
- Short-Term/Long-Term Disability Insurance
- Health Savings Account (HSA)/Health Reimbursement Account (HRA) Options
- Paid Time Off (including sick, holiday, vacation, etc.)
- Tuition Reimbursement
- Growth Opportunities
- And more!
Job title
Job type
Experience level
Salary
Not specified
Degree requirement
Location requirements
Report this job
Found something wrong with the page? Please let us know by submitting a report below.
Intermediate Engineer at EXP working on electricity projects for diverse clients in building and industry with an emphasis on critical infrastructure.
Project Engineer specializing in water and wastewater treatment for infrastructure projects. Collaborating with cross - functional teams and overseeing project delivery in Brampton, Canada.
Principal Wind Turbine Technology Engineer enhancing wind power plants reliability and performance with data - driven analysis. Opportunity to work at the forefront of wind energy technology with DNV.
LP
Senior Technical Engineer
LinkedIn Recruiter Post
Senior Technical Engineer needed for nuclear engineering contract in Pickering, ON. Requires 6 - 8 years experience and ECC systems knowledge.
Environmental Engineer/Geoscientist at a forensic engineering firm in Halifax. Responsible for overseeing environmental investigations and liaising with clients.
Senior Project Engineer overseeing capital project execution for Agropur in Bedford, Nova Scotia. Leading multidisciplinary teams and ensuring alignment with business objectives in a fast - paced environment.
Lead Verification Engineer developing high - performance physical IP at Cadence. Responsible for digital RTL verification and developing re - usable verification components and environments.
Senior Digital Verification Engineer at Ciena focusing on implementing innovative strategies for validating Forward Error Correction IP subsystems. Collaborating with design engineers to ensure functional integrity.
Ingénieur(e) en mécanique du bâtiment concevant des systèmes (plomberie, chauffage, ventilation). Coordination des projets dans le cadre du développement des trains à grande vitesse au Canada.