Senior IAM Engineer expanding Broadridge’s BeyondTrust PAM program. Onboarding privileged infrastructure, applications, databases, and accounts while automating secure access controls.
About the role
- STA Engineer at eInfochips performing timing validation and quality checks on incoming IPs with Siemens tools for robust semiconductor design.
Responsibilities
- Timing expert preferably w/ Siemens Fractal/Crosscheck tool experience for quality checks of incoming IPs
- Familiarity with various .lib views and preferably Siemens Fractal/Crosscheck tool configuration experience
- Incoming IP view comparisons with previously released views using internal flow and configuring the crosscheck tool to filter out real violations and flag QA issues.
- CrossFire (Now Solido CrossCheck): A tool used for rigorous validation of Liberty files (.lib), Verilog, GDSII, and SPICE models.
- IPdelta: A tool designed to characterize and compare differences between versions of IP, helping to identify changes in timing or power characteristics between two revisions.
- Library Validation: Ensures that the timing, power, and noise characteristics (Liberty format) are accurate, consistent, and logical.
- Process Design Kit (PDK) & IP Check: Validates third-party or internal IP, including standard cell libraries and I/O.
- Format Consistency: Ensures compatibility and correctness across different EDA tool formats.
Requirements
- Experience: 5+ Years
- Timing expert preferably w/ Siemens Fractal/Crosscheck tool experience for quality checks of incoming IPs
- Familiarity with various .lib views and preferably Siemens Fractal/Crosscheck tool configuration experience
- Incoming IP view comparisons with previously released views using internal flow and configuring the crosscheck tool to filter out real violations and flag QA issues.
- CrossFire (Now Solido CrossCheck): A tool used for rigorous validation of Liberty files (.lib), Verilog, GDSII, and SPICE models.
- IPdelta: A tool designed to characterize and compare differences between versions of IP, helping to identify changes in timing or power characteristics between two revisions.
- Library Validation: Ensures that the timing, power, and noise characteristics (Liberty format) are accurate, consistent, and logical.
- Process Design Kit (PDK) & IP Check: Validates third-party or internal IP, including standard cell libraries and I/O.
- Format Consistency: Ensures compatibility and correctness across different EDA tool formats.
Benefits
- Medical, Dental, Vision Insurance
- 401k, With Matching Contributions
- Short-Term/Long-Term Disability Insurance
- Health Savings Account (HSA)/Health Reimbursement Account (HRA) Options
- Paid Time Off (including sick, holiday, vacation, etc.)
- Tuition Reimbursement
- Growth Opportunities
- And more!
Job title
Job type
Experience level
Salary
Not specified
Degree requirement
Location requirements
Report this job
Found something wrong with the page? Please let us know by submitting a report below.
Substation Owner’s Engineer overseeing utility power - delivery designs, standards, and construction quality for Leidos. Advising project owners across planning, procurement, construction, and commissioning.
Water resource engineer - in - training supporting flood, river, stormwater, and watercourse projects at Onterris. Assisting modelling, design, field investigations, and regulatory work.
Senior Process Engineer delivering mineral - processing design and improvements for Sedgman’s global resources business. Supporting mining projects from feasibility through detailed engineering in Montreal’s hybrid office.
Lead threat intelligence for Clio’s legal AI platform, tracking adversaries, fraud, and abuse. Building intelligence capabilities that protect law firms and Clio Payments.
Body Controls Engineer developing embedded software for access, safety, and vehicle - management functions. Rivian - Volkswagen Technologies builds software - defined electric - vehicle platforms.
Quantum Engineer improving T - centre qubit quality and scalability at Photonic, a quantum computing company. Collaborating across nanofabrication, hardware, software, and modelling teams.
Co - op ASIC Digital Verification Engineer contributing to verification of SiTime’s mixed - signal PLL integrated circuits. Learning testbench and test - case development within the ASIC verification team.
Co - op engineer validating SiTime’s MEMS timing ASIC devices through PCB debugging, lab characterization, and Python test automation. Supporting pre - silicon drivers and production - readiness verification.
Traffic signal and roadway lighting engineer designing transportation infrastructure for Arcadis. Preparing compliant drawings, specifications, photometrics, reports and field deliverables.