Water resource engineer - in - training supporting flood, river, stormwater, and watercourse projects at Onterris. Assisting modelling, design, field investigations, and regulatory work.
LP
Design Verification Engineer
Posted via LinkedIn Recruiter (not a company profile)
Posted 5 months ago
About the role
- Design Verification Engineer role in Markham, ON. Requires 7-13 years experience in SystemVerilog/UVM for verifying display IPs in graphics cards.
Responsibilities
- Perform functional verification of display IPs used in graphics processing units (GPUs). Develop and execute IP, subsystem (SS), and end-to-end test plans. Design and implement testbenches using SystemVerilog and UVM. Create reusable verification components, environments, and test cases. Perform debugging, root cause analysis, and issue resolution. Collaborate with design and architecture teams to understand specifications and ensure coverage. Ensure thorough coverage (code & functional) and regression testing. Participate in verification planning, reviews, and documentation.
Requirements
- Required Skills & Qualifications: 7–13 years of experience in Design Verification. Strong expertise in: SystemVerilog (SV) UVM (Universal Verification Methodology) Hands-on experience with DV flow including testbench development, simulation, and debugging. Experience in IP/Subsystem level and end-to-end verification. Solid understanding of digital design fundamentals. Experience with display IP verification or graphics-related domains is highly preferred. Strong debugging and analytical skills. Preferred Qualifications: Prior experience working with graphics card or GPU-related IPs. Familiarity with industry-standard EDA tools (e.g., Cadence, Synopsys, Mentor). Experience working in a high-performance semiconductor environment.
Job title
Job type
Experience level
Salary
Not specified
Degree requirement
No Education Requirement
Tech skills
Location requirements
Report this job
Found something wrong with the page? Please let us know by submitting a report below.
Senior Process Engineer delivering mineral - processing design and improvements for Sedgman’s global resources business. Supporting mining projects from feasibility through detailed engineering in Montreal’s hybrid office.
Lead threat intelligence for Clio’s legal AI platform, tracking adversaries, fraud, and abuse. Building intelligence capabilities that protect law firms and Clio Payments.
Body Controls Engineer developing embedded software for access, safety, and vehicle - management functions. Rivian - Volkswagen Technologies builds software - defined electric - vehicle platforms.
Quantum Engineer improving T - centre qubit quality and scalability at Photonic, a quantum computing company. Collaborating across nanofabrication, hardware, software, and modelling teams.
Co - op ASIC Digital Verification Engineer contributing to verification of SiTime’s mixed - signal PLL integrated circuits. Learning testbench and test - case development within the ASIC verification team.
Co - op engineer validating SiTime’s MEMS timing ASIC devices through PCB debugging, lab characterization, and Python test automation. Supporting pre - silicon drivers and production - readiness verification.
Traffic signal and roadway lighting engineer designing transportation infrastructure for Arcadis. Preparing compliant drawings, specifications, photometrics, reports and field deliverables.
Staff Forward Deployed Engineer building AI - powered client integrations for OpenLoop’s telehealth infrastructure. Creating reusable SDKs, agents, API tooling, and deployment practices across U.S. virtual care.
Principal Geotechnical Engineer leading geotechnical infrastructure projects for AtkinsRéalis, an engineering and nuclear services organization. Mentoring teams and expanding transportation, tunnel, rail, and municipal geotechnics capability.