About the role

Performance engineer optimizing datacenter and agentic AI workloads on Tenstorrent’s RISC-V platforms. Profiling runtimes and compilers to improve CPU performance and shape future silicon.

Responsibilities

Optimize software workloads running on next-generation RISC-V platforms
Work across modern datacenter and agentic AI workloads, including Java, Python, PHP, Node.js, Lua, Go, and Rust
Identify performance bottlenecks and develop software, compiler, runtime, and hardware-aware optimizations
Improve throughput, latency, and efficiency
Bring up and tune major runtimes
Profile real-world applications and investigate memory and concurrency behavior
Explore optimizations using RISC-V Vector/Matrix capabilities and custom instructions
Use AI-assisted development and automated optimization workflows
Collaborate across compiler, runtime, systems software, hardware, and performance modeling teams
Influence the RISC-V software ecosystem and future Tenstorrent CPU architecture

Master’s or PhD in Computer Engineering, Electrical Engineering, Computer Science, or a related field, with strong experience in performance optimization, computer architecture, compilers, or systems software
Hands-on experience with runtime or compiler optimization, such as OpenJDK/JIT, LLVM, GCC, V8, Python, or equivalent systems
Strong understanding of CPU performance, memory hierarchies, concurrency, garbage collection, vector/SIMD optimization, and RISC-V architecture
Expertise with performance profiling and analysis tools such as Linux perf, runtime profilers, QEMU, tracing tools, and performance modeling environments
Strong programming skills in Java, Python, C/C++, and RISC-V assembly
Hands-on experience optimizing software on RISC-V or another modern CPU architecture
Eligibility to access U.S. export-controlled technology, including compliance with applicable U.S. export laws and potential citizenship, permanent residency, or prior license approval requirements